Silicon Labs /EFR32MG21B010F1024IM32 /PRS_S /ASYNC_CH1_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ASYNC_CH1_CTRL

31282724232019161512118743000000000000000000000000000000000000000000 (NONE)SIGSEL0SOURCESEL0 (LOGICAL_ZERO)FNSEL

FNSEL=LOGICAL_ZERO, SIGSEL=NONE

Description

No Description

Fields

SIGSEL

Signal Select

0 (NONE): undefined

SOURCESEL

Source Select

FNSEL

Function Select

0 (LOGICAL_ZERO): Logical 0

1 (A_NOR_B): A NOR B

2 (NOT_A_AND_B): (!A) AND B

3 (NOT_A): !A

4 (A_AND_NOT_B): A AND (!B)

5 (NOT_B): !B

6 (A_XOR_B): A XOR B

7 (A_NAND_B): A NAND B

8 (A_AND_B): A AND B

9 (A_XNOR_B): A XNOR B

10 (B): B

11 (NOT_A_OR_B): (!A) OR B

12 (A): A

13 (A_OR_NOT_B): A OR (!B)

14 (A_OR_B): A OR B

15 (LOGICAL_ONE): Logical 1

Links

()